EPC claims its seventh-generation, 40-V power transistor delivers up to 3X better performance than equivalent silicon MOSFETs ...
The independent technology information source for electronics engineers, programmers and developers.
The independent technology information source for electronics engineers, programmers and developers.
How VisualSim Architect models complex multi-die and chiplet-based systems before implementation. Why UCIe latency analysis is important when integrating chiplets from different vendors. How comparing ...
The independent technology information source for electronics engineers, programmers and developers.
Andy’s back from the 2026 Analog Aficionados meetup, held at DesignCon this year, and pieces together some history of the event as well as launching a downloadable annual ...
Three of Electronic Design’s most colorful editors will be attending North America’s leading power conference and would love ...
Using LnFP technology as an active material, OMI said it has developed a rapid ion transport cathode designed to handle ...
In celebration of International Women's Day, I did a special drawing to capture the event.
UCIe 3.0 springs open the door to higher speeds, enhanced link reliability, and smarter system coordination for increasingly complex chiplet packaging needs.
Check out the breaking news, videos, and podcasts at this year's Embedded World conference. Mick Posner highlights Cadence’s chiplet platform to support physical AI development. Multiphase Power ...
Infineon gives vertical power delivery a push with a new generation of multiphase power modules that can be tucked underneath ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results